



CD4052H

Dual 4-channel Analog Multiplexer/Demultiplexer

Product Specification

Specification Revision History:

Version	Date	Description
2022-04-A1	2022-04	New
2023-04-B1	2023-04	Update the template



Contents

1、General Description.....	1
2、Block Diagram And Pin Description	3
2.1、Block Diagram	3
2.2、Pin Configurations.....	5
2.3、Pin Description.....	6
2.4、Function Table.....	6
3、Electrical Parameter	7
3.1、Absolute Maximum Ratings.....	7
3.2、Recommended Operating Conditions	7
3.3、Electrical Characteristics.....	8
3.3.1、DC Characteristics 1	8
3.3.2、DC Characteristics 2	9
3.3.3、AC Characteristics 1	9
3.3.4、AC Characteristics 2	10
4、Testing Circuit	10
4.1、DC Testing Circuit	10
4.2、ON resistance Testing Circuit	11
4.3、ON resistance Waveforms.....	11
4.4、AC Testing Circuit 1	12
4.5、AC Testing Waveforms.....	12
4.6、AC Testing Circuit 2	13
4.7、Measurement Points	15
4.8、Test Data	15
5、Package Information	16
5.1、DIP16	16
5.2、SOP16	17
5.3、TSSOP16.....	18
6、Statements And Notes	19
6.1、The name and content of Hazardous substances or Elements in the product.....	19
6.2、Notes	19



1、 General Description

The CD4052H is a dual 4-channel analogue multiplexer/demultiplexer with common channel select logic. Each multiplexer/demultiplexer has four independent inputs/outputs (nY0 to nY3) and a common input/output (nZ). The common channel select logic includes two select inputs (S1 and S2) and an active LOW enable input ($\bar{E}$). Both multiplexers/demultiplexers contain four bidirectional analog switches, each with one side connected to an independent input/output (nY0 to nY3) and the other side connected to a common input/output (nZ). With $\bar{E}$ LOW, one of the four switches is selected (low-impedance ON-state) by S1 and S2. With $\bar{E}$ HIGH, all switches are in the high-impedance OFF-state, independent of S1 and S2. If break before make is needed, then it is necessary to use the enable input.

V_{DD} and V_{SS} are the supply voltage connections for the digital control inputs (S1 and S2, and $\bar{E}$). The V_{DD} to V_{SS} range is 3V to 18V. The analog inputs/outputs (nY0 to nY3, and nZ) can swing between V_{DD} as a positive limit and V_{EE} as a negative limit. $V_{DD}-V_{EE}$ may not exceed 18V. Unused inputs must be connected to V_{DD} , V_{SS} , or another input. For operation as a digital multiplexer/demultiplexer, V_{EE} is connected to V_{SS} (typically ground). V_{EE} and V_{SS} are the supply voltage connections for the switches.

Features:

- Wide supply voltage range from 3V to 18V
- Fully static operation
- 5V, 10V and 18V parametric ratings
- Standardized symmetrical output characteristics
- Specified from -40°C to +125°C
- Packaging information: DIP16/SOP16/TSSOP16

**Ordering Information:****Tube packing specifications:**

Part number	Packaging form	Marking code	Tube quantity	Boxed tube quantity	Boxed quantity	Notes
CD4052HDA16.TB	DIP16	CD4052H	25 PCS/tube	40 tube/box	1000 PCS/box	Dimensions of plastic enclosure: 19.0mm×6.4mm Pin spacing: 2.54mm
CD4052HSA16.TB	SOP16	CD4052H	50 PCS/tube	200 tube/box	10000 PCS/box	Dimensions of plastic enclosure: 10.0mm×3.9mm Pin spacing: 1.27mm
CD4052HTA16.TB	TSSOP16	CD4052H	96 PCS/tube	200 tube/box	19200 PCS/box	Dimensions of plastic enclosure: 5.0mm×4.4mm Pin spacing: 0.65mm

Reel packing specifications:

Part number	Packaging form	Marking code	Reel quantity	Boxed reel quantity	Notes
CD4052HSA16.TR	SOP16	CD4052H	4000 PCS/reel	8000 PCS/box	Dimensions of plastic enclosure: 10.0mm×3.9mm Pin spacing: 1.27mm
CD4052HTA16.TR	TSSOP16	CD4052H	5000 PCS/reel	10000 PCS/box	Dimensions of plastic enclosure: 5.0mm×4.4mm Pin spacing: 0.65mm

Note: If the physical information is inconsistent with the ordering information, please refer to the actual product.



2、Block Diagram And Pin Description

2.1、Block Diagram




Figure 1. Logic symbol




Figure 2. IEC logic symbol




Figure 3. Functional diagram




Figure 4. Schematic diagram (one switch)





Figure 5. Logic diagram

2.2、Pin Configurations





2.3、Pin Description

Pin No.	Pin Name	Description
1	2Y0	independent input or output
2	2Y2	independent input or output
3	2Z	common output or input
4	2Y3	independent input or output
5	2Y1	independent input or output
6	$\bar{E}$	enable input (active LOW)
7	V_{EE}	supply voltage
8	V_{SS}	ground (0V)
9	S2	select input
10	S1	select input
11	1Y3	independent input or output
12	1Y0	independent input or output
13	1Z	common output or input
14	1Y1	independent input or output
15	1Y2	independent input or output
16	V_{DD}	supply voltage

2.4、Function Table

Input			Channel ON
$\bar{E}$	S2	S1	
L	L	L	nY0 to nZ
L	L	H	nY1 to nZ
L	H	L	nY2 to nZ
L	H	H	nY3 to nZ
H	X	X	switches off

Note: H=HIGH voltage level; L=LOW voltage level; X=don't care.



3、Electrical Parameter

3.1、Absolute Maximum Ratings

($T_{amb}=25^{\circ}\text{C}$, voltages are referenced to V_{SS} (ground=0V), unless otherwise specified)

Parameter	Symbol	Conditions	Min.	Max.	Unit
supply voltage	V_{DD}	-	-0.5	+21	V
supply voltage	V_{EE}	referenced to V_{DD}	-21	+0.5	V
input voltage	V_I	-	-0.5	$V_{DD}+0.5$	V
input clamping current	I_{IK}	$V_I < -0.5\text{V}$ or $V_I > V_{DD}+0.5\text{V}$	-	± 10	mA
Input/output current	I_{IO}	-	-	± 10	mA
supply current	I_{DD}	-	-	50	mA
storage temperature	T_{stg}	-	-65	+150	$^{\circ}\text{C}$
ambient temperature	T_{amb}	-	-40	+125	$^{\circ}\text{C}$
total power dissipation	P_{tot}	-	-	500	mW
device dissipation	P	per output transistor	-	100	mW
Soldering temperature	T_L	10s	DIP	245	$^{\circ}\text{C}$
			SOP/TSSOP	260	$^{\circ}\text{C}$

3.2、Recommended Operating Conditions

($T_{amb}=25^{\circ}\text{C}$; $R_L=10\text{k}\Omega$; $C_L=50\text{pF}$; $\bar{E}=V_{DD}$; $V_{is}=V_{DD}=5\text{V}$.)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
supply voltage	V_{DD}	-	3	-	18	V
supply voltage	V_{EE}	-	-15	-	0	V
supply voltage	$V_{DD}-V_{EE}$	-	3	-	18	V
input voltage	V_I	-	0	-	V_{DD}	V
ambient temperature	T_{amb}	in free air	-40	-	+125	$^{\circ}\text{C}$
input transition rise and fall rate	$\Delta t/\Delta V$	$V_{DD}=5\text{V}$	-	-	3.75	us/V
		$V_{DD}=10\text{V}$	-	-	0.5	us/V
		$V_{DD}=18\text{V}$	-	-	0.08	us/V



3.3、Electrical Characteristics

3.3.1、DC Characteristics 1

($T_{amb}=25^{\circ}\text{C}$, $V_{SS}=V_{EE}=0\text{V}$; $V_I=V_{SS}$ or V_{DD} , $I_{SW}=200\mu\text{A}$, unless otherwise specified.)

Parameter	Symbol	Conditions (V)		$T_{amb}=25^{\circ}\text{C}$			Unit
				Min.	Typ.	Max.	
HIGH-level input voltage	V_{IH}	$ I_O <1\mu\text{A}$	$V_{DD}=5\text{V}$	3.5	-	-	V
			$V_{DD}=10\text{V}$	7.0	-	-	V
			$V_{DD}=18\text{V}$	12.6	-	-	V
LOW-level input voltage	V_{IL}	$ I_O <1\mu\text{A}$	$V_{DD}=5\text{V}$	-	-	1.5	V
			$V_{DD}=10\text{V}$	-	-	3.0	V
			$V_{DD}=18\text{V}$	-	-	5.4	V
supply current	I_{DD}	$I_O=0\text{A}$	$V_{DD}=5\text{V}$	-	-	5	μA
			$V_{DD}=10\text{V}$	-	-	10	μA
			$V_{DD}=18\text{V}$	-	-	20	μA
input leakage current	I_I	$V_{DD}=18\text{V}$		-	-	± 1.0	μA
OFF-state leakage current	$I_{S(OFF)}$	$V_{DD}=18\text{V}$	Z port; all channels OFF; see Figure 6	-	-	± 1.0	μA
			Y port; per channel; see Figure 7	-	-	± 1.0	μA
ON resistance (peak)	$R_{ON(peak)}$	$V_I=0\text{V}$ to $V_{DD}-V_{EE}$; see Figure 8 and Figure 9	$V_{DD}-V_{EE}=5\text{V}$	-	117	836	Ω
			$V_{DD}-V_{EE}=10\text{V}$	-	58	178	Ω
			$V_{DD}-V_{EE}=15\text{V}$	-	41	120	Ω
			$V_{DD}-V_{EE}=20\text{V}$	-	36	105	Ω
ON resistance (rail)	$R_{ON(rail)}$	$V_I=0\text{V}$; see Figure 8 and Figure 9	$V_{DD}-V_{EE}=5\text{V}$	-	44	130	Ω
			$V_{DD}-V_{EE}=10\text{V}$	-	29	93	Ω
			$V_{DD}-V_{EE}=15\text{V}$	-	24	69	Ω
			$V_{DD}-V_{EE}=20\text{V}$	-	22	63	Ω
		$V_I=V_{DD}-V_{EE}$; see Figure 8 and Figure 9	$V_{DD}-V_{EE}=5\text{V}$	-	82	249	Ω
			$V_{DD}-V_{EE}=10\text{V}$	-	51	157	Ω
			$V_{DD}-V_{EE}=15\text{V}$	-	41	127	Ω
			$V_{DD}-V_{EE}=20\text{V}$	-	36	112	Ω
ON resistance mismatch between channels	ΔR_{ON}	$V_I=0\text{V}$ to $V_{DD}-V_{EE}$; see Figure 8	$V_{DD}-V_{EE}=5\text{V}$	-	25	-	Ω
			$V_{DD}-V_{EE}=10\text{V}$	-	10	-	Ω
			$V_{DD}-V_{EE}=15\text{V}$	-	5	-	Ω
			$V_{DD}-V_{EE}=20\text{V}$	-	5	-	Ω
input capacitance	C_I	Sn, $\bar{E}$ inputs		-	-	7.5	pF

**3.3.2、DC Characteristics 2**(T_{amb}=-40℃ to +125℃, V_{SS}=V_{EE}=0V; V_I=V_{SS} or V_{DD}, unless otherwise specified.)

Parameter	Symbol	Conditions (V)	T _{amb} =-40℃		T _{amb} =+85℃		T _{amb} =+125℃		Unit
			Min.	Min.	Min.	Max.	Min.	Max.	
HIGH-level input voltage	V _{IH}	I _O <1uA	V _{DD} =5V	3.5	-	3.5	-	3.5	V
			V _{DD} =10V	7.0	-	7.0	-	7.0	V
			V _{DD} =18V	12.6	-	12.6	-	12.6	V
LOW-level input voltage	V _{IL}	I _O <1uA	V _{DD} =5V	-	1.5	-	1.5	-	V
			V _{DD} =10V	-	3.0	-	3.0	-	V
			V _{DD} =18V	-	5.4	-	5.4	-	V
supply current	I _{DD}	I _O =0A	V _{DD} =5V	-	5	-	150	-	uA
			V _{DD} =10V	-	10	-	300	-	uA
			V _{DD} =18V	-	20	-	600	-	uA
input leakage current	I _I	V _{DD} =18V	-	±1.0	-	±1.0	-	±1.0	uA

3.3.3、AC Characteristics 1(T_{amb}=25℃, V_{EE}=V_{SS}=0V, unless otherwise specified.)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
HIGH to LOW propagation delay time	t _{PHL}	nYn, nZ to nZ, nYn; see Figure 11	V _{DD} =5V	-	10	ns
			V _{DD} =10V	-	5	ns
			V _{DD} =18V	-	5	ns
		Sn to nYn, nZ; see Figure 12	V _{DD} =5V	-	150	ns
			V _{DD} =10V	-	65	ns
			V _{DD} =18V	-	50	ns
LOW to HIGH propagation delay	t _{PLH}	nYn, nZ to nZ, nYn; see Figure 11	V _{DD} =5V	-	10	ns
			V _{DD} =10V	-	5	ns
			V _{DD} =18V	-	5	ns
		Sn to nYn, nZ; see Figure 12	V _{DD} =5V	-	150	ns
			V _{DD} =10V	-	75	ns
			V _{DD} =18V	-	50	ns
HIGH to OFF-state propagation delay	t _{PHZ}	$\bar{E}$ to nYn, nZ; see Figure 13	V _{DD} =5V	-	95	ns
			V _{DD} =10V	-	90	ns
			V _{DD} =18V	-	85	ns
LOW to OFF-state propagation delay	t _{PLZ}	$\bar{E}$ to nYn, nZ; see Figure 13	V _{DD} =5V	-	100	ns
			V _{DD} =10V	-	90	ns
			V _{DD} =18V	-	90	ns
OFF-state to HIGH propagation delay	t _{PZH}	$\bar{E}$ to nYn, nZ; see Figure 13	V _{DD} =5V	-	130	ns
			V _{DD} =10V	-	55	ns
			V _{DD} =18V	-	45	ns
OFF-state to LOW propagation delay	t _{PZL}	$\bar{E}$ to nYn, nZ; see Figure 13	V _{DD} =5V	-	120	ns
			V _{DD} =10V	-	50	ns
			V _{DD} =18V	-	35	ns



3.3.4、 AC Characteristics 2

($T_{amb}=25^{\circ}\text{C}$, $V_{EE}=V_{SS}=0\text{V}$, $V_I=0.5V_{DD}$ (p-p), unless otherwise specified.)

Parameter	Symbol	Conditions		Min.	Typ.	Max.	Unit
total harmonic distortion	THD	see Figure 14; R _L =10kΩ; C _L =15pF; channel ON; f _i =1kHz	V _{DD} =5V	-	0.25	-	%
			V _{DD} =10V	-	0.04	-	%
			V _{DD} =18V	-	0.04	-	%
-3dB frequency response	f _(-3dB)	see Figure 15; R _L =1kΩ; C _L =5pF; channel ON;	V _{DD} =5V	-	13	-	MHz
			V _{DD} =10V	-	40	-	MHz
			V _{DD} =18V	-	70	-	MHz
isolation (OFF-state)	α _{iso}	see Figure 16; f _i =1MHz; R _L =1kΩ; C _L =5pF; channel OFF; V _{DD} =10V		-	-50	-	dB
crosstalk voltage	V _{ct}	digital inputs to switch; see Figure 17; R _L =10kΩ; C _L =15pF; $\bar{E}$ or Sn=V _{DD} (square-wave); V _{DD} =10V		-	50	-	mV
crosstalk	Xtalk	between switches; see Figure 18; f _i =1MHz; R _L =1kΩ; V _{DD} =10V		-	-50	-	dB

Note:

[1] f_i is biased at $0.5V_{DD}$; $V_I=0.5V_{DD}$ (p-p).

4、 Testing Circuit

4.1、 DC Testing Circuit




Figure 6. Test circuit for measuring OFF-state leakage current Z port





Figure 7. Test circuit for measuring OFF-state leakage current nYn port

4.2、ON resistance Testing Circuit



$$R_{ON} = V_{SW} / I_{SW}$$

Figure 8. Test circuit for measuring R_{ON}

4.3、ON resistance Waveforms




Figure 9. Typical R_{ON} as a function of input voltage



4.4、AC Testing Circuit 1




Figure 10. Test circuit for switching times

Definitions for test circuit:

DUT=Device Under Test.

C_L =Load capacitance including jig and probe capacitance.

R_T =Termination resistance should be equal to the output impedance Z_o of the pulse generator.

R_L =Load resistance.

4.5、AC Testing Waveforms




Figure 11. nYn, nZ to nZ, nYn propagation delays



Figure 12. S_n to nY_n , nZ propagation delays

Figure 13. Enable and disable times

4.6、AC Testing Circuit 2




Figure 14. Test circuit for measuring total harmonic distortion




Figure 15. Test circuit for measuring frequency response






Figure 16. Test circuit for measuring isolation (OFF-state)



a. Test circuit



b. Input and output pulse definitions

Figure 17. Test circuit for measuring crosstalk voltage between digital inputs and switch



Figure 18. Test circuit for measuring crosstalk between switches


Supply voltage	Input	Output
V_{DD}	V_M	V_M
5V to 18V	$0.5 \times V_{DD}$	$0.5 \times V_{DD}$

Input				Load		S1 position				
nYn, nZ	Sn and E	t _r , t _f	V _M	C _L	R _L	t _{PHL} ^[1]	t _{PLH}	t _{PZH} , t _{PHZ}	t _{PZL} , t _{PLZ}	other
V _{DD} or V _{FF}	V _{DD} or V _{SS}	≤20ns	0.5 × V _{DD}	50pF	10kΩ	V _{DD} or V _{FF}	V _{EE}	V _{EE}	V _{DD}	V _{EE}



5、Package Information




5.1、DIP16



Symbol	Dimensions (mm)	
	Min.	Max.
A2	3.20	3.60
A1	0.51	-
A	3.60	5.33
L	3.00	3.60
b	0.36	0.56
B1	1.52	
D	18.80	19.94
E1	6.20	6.60
e	2.54	
c	0.20	0.36
eB	7.62	9.30






5.2、SOP16



Symbol	Dimensions (mm)	
	Min.	Max.
A	1.35	1.80
A1	0.10	0.25
A2	1.25	1.55
b	0.33	0.51
c	0.19	0.25
D	9.50	10.10
E	5.80	6.30
E1	3.70	4.10
e	1.27	
L	0.35	0.89
θ	0°	8°



5.3、TSSOP16



Symbol	Dimensions (mm)	
	Min.	Max.
A	-	1.20
A1	0.05	0.15
A2	0.80	1.05
b	0.19	0.30
c	0.09	0.20
D	4.90	5.10
E1	4.30	4.50
E	6.20	6.60
e	0.65	
L	0.45	0.75
θ	0°	8°



6、Statements And Notes

6.1、The name and content of Hazardous substances or Elements in the product

Part name	Hazardous substances or Elements									
	Lead and lead compounds	Mercury and mercury compounds	Cadmium and cadmium compounds	Hexavalent chromium compounds	Polybrominated biphenyls	Polybrominated biphenyl ethers	Dibutyl phthalate	Butylbenzyl phthalate	Di-2-ethylhexyl phthalate	Diisobutyl phthalate
Lead frame	○	○	○	○	○	○	○	○	○	○
Plastic resin	○	○	○	○	○	○	○	○	○	○
Chip	○	○	○	○	○	○	○	○	○	○
The lead	○	○	○	○	○	○	○	○	○	○
Plastic sheet installed	○	○	○	○	○	○	○	○	○	○
explanation	○: Indicates that the content of hazardous substances or elements in the detection limit of the following the SJ/T11363-2006 standard. ×: Indicates that the content of hazardous substances or elements exceeding the SJ/T11363-2006 Standard limit requirements.									

6.2、Notes

We Recommend you to read this chapter carefully before using this product.

The information in this chapter is provided for reference only and i-Core disclaims any express or implied warranties, including but not limited to applicability, special application or non-infringement of third party rights.

This product is not suitable for critical equipment such as life-saving, life-sustaining or safety equipment. It is also not suitable for applications that may result in personal injury, death, or serious property or environmental damage due to product malfunction or failure. I-Core will not be liable for any damages incurred by the customers at their own risk for such applications.

The customer is responsible for conducting all necessary tests i-Core's application to avoid failure in the application or the application of the customer's third party users. I-Core does not accept any liability.

The Company reserves the right to change or improve the information published in this chapter at any time. The information in this chapter are subject to change without notice. We recommend the customer to consult our sales staff before purchasing.

Please obtain related materials from i-Core's regular channels and we are not responsible for its content if it is provided by sources other than our company.

In case of any conflict between the Chinese and English version, the version is subject to the Chinese one.